

FIG._4A









FIG._4B




















FIG._12B




FIG._13






FIG._14



·		· .	∠ CN11	•		٠.
	•	A √	В			
/ASB	1	/ASB	/UDS	<u>1</u>	/UDS	
<u>/LDS</u>	. 2	/LDS	/ADS	2	/ADS	
<u>/ODTACK</u>	. 3	/ODTACK	/DTACK	3	· ·	
/CTRGSEL	4	/CTRGSEL	A1	4	A1	
A2	5	A2	A3	5	A3	-
<u>A4</u>	6	A4	A5	6	<u>A5</u>	
<u>A6</u>		A6	A7	7	A7	
<u>A8</u>	8	A8	A9	8	A9	
<u>A10</u>	9	A10	A11	9	<u> </u>	
A12	10	A12	A13	10	A13_	
<u>A14</u>	11	A14	A15	11	<u>A15</u>	
A16	12	A16	A17	12	<u>.A17</u>	
A18	<u>13</u>	A18	A19	13	A19_	
<u>A20</u>	14	A20	D0	14	D0	
D1	<u> 15</u>	D1	D2	15	D2	
D3	16	D3	D4	16	D4	•
<u>D5</u>	17	D5	D6	17	D6	
D7	18	D7	D8	18	D8	
D9.	19	D9	D10	19	D10	
D11	20	D11	D12	20	D12	•
D13	21	D13	D12	21	D14	
	22	GND	D15	22	D15	
	23	GND	R/W	23	R/W	
+5V	24	VCC	/CTRGS	24		
. [25	VCC	SCLK	25	SCLK	
		<u> </u>	JULK _	J .	• • • • • • • • • • • • • • • • • • • •	
<u> </u>		•		•		
			•			=

FIG._16









FIG._17







/AMDINT2 C CL Q
PUP2

FIG._20C











← 8 bit --**EWWRH TOP ADDRESS** 00h + 0 00h +0.1+0.201h 00h +0302h +04+ 62 31h 00h + 63 32h + 64 00h +65 <u>33h</u> + 66


FIG._25























FIG._35